summaryrefslogtreecommitdiff
path: root/gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c
diff options
context:
space:
mode:
authorupstream source tree <ports@midipix.org>2015-03-15 20:14:05 -0400
committerupstream source tree <ports@midipix.org>2015-03-15 20:14:05 -0400
commit554fd8c5195424bdbcabf5de30fdc183aba391bd (patch)
tree976dc5ab7fddf506dadce60ae936f43f58787092 /gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c
downloadcbb-gcc-4.6.4-upstream.tar.bz2
cbb-gcc-4.6.4-upstream.tar.xz
obtained gcc-4.6.4.tar.bz2 from upstream website;upstream
verified gcc-4.6.4.tar.bz2.sig; imported gcc-4.6.4 source tree from verified upstream tarball. downloading a git-generated archive based on the 'upstream' tag should provide you with a source tree that is binary identical to the one extracted from the above tarball. if you have obtained the source via the command 'git clone', however, do note that line-endings of files in your working directory might differ from line-endings of the respective files in the upstream repository.
Diffstat (limited to 'gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c')
-rw-r--r--gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c35
1 files changed, 35 insertions, 0 deletions
diff --git a/gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c b/gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c
new file mode 100644
index 000000000..be52cf7de
--- /dev/null
+++ b/gcc/testsuite/gcc.target/mips/loongson-shift-count-truncated-1.c
@@ -0,0 +1,35 @@
+/* Test case for SHIFT_COUNT_TRUNCATED on Loongson. */
+
+/* { dg-do run } */
+/* loongson.h does not handle or check for MIPS16ness. There doesn't
+ seem any good reason for it to, given that the Loongson processors
+ do not support MIPS16. */
+/* { dg-options "isa=loongson -mhard-float -mno-mips16 -O1" } */
+
+#include "loongson.h"
+#include <assert.h>
+
+typedef union { int32x2_t v; int32_t a[2]; } int32x2_encap_t;
+
+void
+main1 (int shift)
+{
+ int32x2_encap_t s;
+ int32x2_encap_t r;
+
+ s.a[0] = 0xffffffff;
+ s.a[1] = 0xffffffff;
+ /* Loongson SIMD use low-order 7 bits to specify the shift amount.
+ Thus V2SI << 0x40 == 0. The below expression 'shift & 0x3f' will be
+ mis-optimized as 'shift', if SHIFT_COUNT_TRUNCATED is nonzero. */
+ r.v = psllw_s (s.v, (shift & 0x3f));
+ assert (r.a[0] == 0xffffffff);
+ assert (r.a[1] == 0xffffffff);
+}
+
+int
+main (void)
+{
+ main1 (0x40);
+ return 0;
+}