summaryrefslogtreecommitdiff
path: root/gcc/config/m32c/addsub.md
diff options
context:
space:
mode:
Diffstat (limited to 'gcc/config/m32c/addsub.md')
-rw-r--r--gcc/config/m32c/addsub.md260
1 files changed, 260 insertions, 0 deletions
diff --git a/gcc/config/m32c/addsub.md b/gcc/config/m32c/addsub.md
new file mode 100644
index 000000000..3d24bc7ae
--- /dev/null
+++ b/gcc/config/m32c/addsub.md
@@ -0,0 +1,260 @@
+;; Machine Descriptions for R8C/M16C/M32C
+;; Copyright (C) 2005, 2007, 2010
+;; Free Software Foundation, Inc.
+;; Contributed by Red Hat.
+;;
+;; This file is part of GCC.
+;;
+;; GCC is free software; you can redistribute it and/or modify it
+;; under the terms of the GNU General Public License as published
+;; by the Free Software Foundation; either version 3, or (at your
+;; option) any later version.
+;;
+;; GCC is distributed in the hope that it will be useful, but WITHOUT
+;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
+;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
+;; License for more details.
+;;
+;; You should have received a copy of the GNU General Public License
+;; along with GCC; see the file COPYING3. If not see
+;; <http://www.gnu.org/licenses/>.
+
+;; add, sub
+
+(define_insn "addqi3"
+ [(set (match_operand:QI 0 "mra_or_sp_operand"
+ "=SdRhl,SdRhl,??Rmm,??Rmm, *Raa,*Raa,SdRhl,??Rmm")
+ (plus:QI (match_operand:QI 1 "mra_operand"
+ "%0,0,0,0, 0,0,0,0")
+ (match_operand:QI 2 "mrai_operand"
+ "iSdRhl,?Rmm,iSdRhl,?Rmm, iSdRhl,?Rmm,*Raa,*Raa")))]
+ ""
+ "add.b\t%2,%0"
+ [(set_attr "flags" "oszc")]
+ )
+
+(define_insn "addhi3"
+ [(set (match_operand:HI 0 "m32c_nonimmediate_operand"
+ "=SdRhi,SdRhi,??Rmm,??Rmm, SdRhi,??Rmm, Rhi, Raw, Raw, !Rsp")
+ (plus:HI (match_operand:HI 1 "m32c_any_operand"
+ "%0,0,0,0, 0,0, Raw, Rfb, Rfb, 0")
+ (match_operand:HI 2 "m32c_any_operand"
+ "IU2sSdRhi,?Rmm,IU2sSdRhi,?Rmm, IM2,IM2, IS2IU2, I00, IS1, i")))]
+ ""
+ "@
+ add.w\t%2,%0
+ add.w\t%2,%0
+ add.w\t%2,%0
+ add.w\t%2,%0
+ sub.w\t%m2,%0
+ sub.w\t%m2,%0
+ mova\t%d2[%1],%0
+ stc\t%1,%0
+ mova\t%D2[%1],%0
+ add.w\t%2,%0"
+ [(set_attr "flags" "oszc,oszc,oszc,oszc,oszc,oszc,n,n,n,oszc")]
+ )
+
+(define_insn "addpsi3"
+ [(set (match_operand:PSI 0 "m32c_nonimmediate_operand" "=Rpi,Raa,SdRpi,SdRpi,Rsp*Rmm, Rpi,Rpi")
+ (plus:PSI (match_operand:PSI 1 "m32c_nonimmediate_operand" "0,0,0,0,0, Raa,Rad")
+ (match_operand:PSI 2 "m32c_any_operand" "Is3,IS1,iSdRpi,?Rmm,i, i,IS2")))]
+ "TARGET_A24"
+ "@
+ add.l:q\t%2,%0
+ addx\t%2,%0
+ add.l\t%2,%0
+ add.l\t%2,%0
+ add.l\t%2,%0
+ mova\t%d2[%1],%0
+ mova\t%D2[%1],%0"
+ [(set_attr "flags" "oszc,oszc,oszc,oszc,oszc,n,n")]
+ )
+
+(define_expand "addsi3"
+ [(set (match_operand:SI 0 "mra_operand" "=RsiSd,RsiSd,??Rmm,??Rmm")
+ (plus:SI (match_operand:SI 1 "mra_operand" "%0,0,0,0")
+ (match_operand:SI 2 "mrai_operand" "iRsiSd,?Rmm,iRsiSd,?Rmm")))]
+ "TARGET_A24 ||TARGET_A16"
+ ""
+ )
+
+(define_insn "addsi3_1"
+ [(set (match_operand:SI 0 "mra_operand" "=RsiSd,??Rmm,RsiSd,RsiSd,??Rmm,??Rmm,??Rmm,RsiSd")
+ (plus:SI (match_operand:SI 1 "mra_operand" "%0,0,0,0,0,0,0,0")
+ (match_operand 2 "mrai_operand" "IU2,IU2,i,?Rmm,i,RsiSd,?Rmm,RsiSd")))]
+ "TARGET_A16"
+ "*
+
+ switch (which_alternative)
+ {
+ case 0:
+ return \"add.w %X2,%h0\;adcf.w %H0\";
+ case 1:
+ return \"add.w %X2,%h0\;adcf.w %H0\";
+ case 2:
+ if (GET_CODE (operands[2]) == SYMBOL_REF)
+ {
+ output_asm_insn (\"add.w #%%lo(%d2),%h0\",operands);
+ return \"adc.w #%%hi(%d2),%H0\";
+ }
+ else
+ {
+ output_asm_insn (\"add.w %X2,%h0\",operands);
+ operands[2]= GEN_INT (INTVAL (operands[2]) >> 16);
+ return \"adc.w %X2,%H0\";
+ }
+ case 3:
+ return \"add.w %h2,%h0\;adc.w %H2,%H0\";
+ case 4:
+ output_asm_insn (\"add.w %X2,%h0\",operands);
+ operands[2]= GEN_INT (INTVAL (operands[2]) >> 16);
+ return \"adc.w %X2,%H0\";
+ case 5:
+ return \"add.w %h2,%h0\;adc.w %H2,%H0\";
+ case 6:
+ return \"add.w %h2,%h0\;adc.w %H2,%H0\";
+ case 7:
+ return \"add.w %h2,%h0\;adc.w %H2,%H0\";
+ default:
+ gcc_unreachable ();
+ }"
+ [(set_attr "flags" "x,x,x,x,x,x,x,x")]
+)
+
+(define_insn "addsi3_2"
+ [(set (match_operand:SI 0 "mra_operand" "=RsiSd,RsiSd,??Rmm,??Rmm")
+ (plus:SI (match_operand:SI 1 "mra_operand" "%0,0,0,0")
+ (match_operand:SI 2 "mrai_operand" "iRsiSd,?Rmm,iRsiSd,?Rmm")))]
+ "TARGET_A24"
+ "add.l\t%2,%0"
+ [(set_attr "flags" "oszc")]
+)
+
+(define_insn "subqi3"
+ [(set (match_operand:QI 0 "mra_or_sp_operand"
+ "=SdRhl,SdRhl,??Rmm,??Rmm, Raa,Raa,SdRhl,??Rmm, *Rsp")
+ (minus:QI (match_operand:QI 1 "mra_operand"
+ "0,0,0,0, 0,0,0,0, 0")
+ (match_operand:QI 2 "mrai_operand"
+ "iSdRhl,?Rmm,iSdRhl,?Rmm, iSdRhl,?Rmm,Raa,Raa, i")))]
+ ""
+ "sub.b\t%2,%0"
+ [(set_attr "flags" "oszc")]
+ )
+
+(define_insn "subhi3"
+ [(set (match_operand:HI 0 "mra_operand"
+ "=SdRhi,SdRhi,??Rmm,??Rmm, SdRhi,??Rmm")
+ (minus:HI (match_operand:HI 1 "mras_operand"
+ "0,0,0,0, 0,0")
+ (match_operand:HI 2 "mrai_operand"
+ "IU2SdRhi,?Rmm,IU2SdRhi,?Rmm, IM2,IM2")))]
+ ""
+ "@
+ sub.w\t%2,%0
+ sub.w\t%2,%0
+ sub.w\t%2,%0
+ sub.w\t%2,%0
+ add.w\t%m2,%0
+ add.w\t%m2,%0"
+ [(set_attr "flags" "oszc,oszc,oszc,oszc,oszc,oszc")]
+ )
+
+(define_insn "subpsi3"
+ [(set (match_operand:PSI 0 "mra_operand" "=RpiSd,RpiSd,??Rmm,??Rmm")
+ (minus:PSI (match_operand:PSI 1 "mra_operand" "0,0,0,0")
+ (match_operand:PSI 2 "mrai_operand" "iRpiSd,?Rmm,iRpiSd,?Rmm")))]
+ "TARGET_A24"
+ "sub.%&\t%2,%0"
+ [(set_attr "flags" "oszc")]
+ )
+
+(define_expand "subsi3"
+ [(set (match_operand:SI 0 "mra_operand" "=RsiSd,RsiSd,??Rmm,??Rmm")
+ (minus:SI (match_operand:SI 1 "mra_operand" "0,0,0,0")
+ (match_operand:SI 2 "mrai_operand" "iRsiSd,?Rmm,iRsiSd,?Rmm")))]
+ "TARGET_A24 ||TARGET_A16"
+ ""
+)
+
+(define_insn "subsi3_1"
+ [(set (match_operand:SI 0 "mra_operand" "=RsiSd,RsiSd,??Rmm,??Rmm,??Rmm,RsiSd")
+ (minus:SI (match_operand:SI 1 "mra_operand" "0,0,0,0,0,0")
+ (match_operand:SI 2 "mrai_operand" "i,?Rmm,i,RsiSd,?Rmm,RsiSd")))]
+ "TARGET_A16"
+ "*
+ switch (which_alternative)
+ {
+ case 0:
+ output_asm_insn (\"sub.w %X2,%h0\",operands);
+ operands[2]= GEN_INT (INTVAL (operands[2]) >> 16);
+ return \"sbb.w %X2,%H0\";
+ case 1:
+ return \"sub.w %h2,%h0\;sbb.w %H2,%H0\";
+ case 2:
+ output_asm_insn (\"sub.w %X2,%h0\",operands);
+ operands[2]= GEN_INT (INTVAL (operands[2]) >> 16);
+ return \"sbb.w %X2,%H0\";
+ case 3:
+ return \"sub.w %h2,%h0\;sbb.w %H2,%H0\";
+ case 4:
+ return \"sub.w %h2,%h0\;sbb.w %H2,%H0\";
+ case 5:
+ return \"sub.w %h2,%h0\;sbb.w %H2,%H0\";
+ default:
+ gcc_unreachable ();
+ }"
+ [(set_attr "flags" "x,x,x,x,x,x")]
+)
+
+(define_insn "subsi3_2"
+ [(set (match_operand:SI 0 "mra_operand" "=RsiSd,RsiSd,??Rmm,??Rmm")
+ (minus:SI (match_operand:SI 1 "mra_operand" "0,0,0,0")
+ (match_operand:SI 2 "mrai_operand" "iRsiSd,?Rmm,iRsiSd,?Rmm")))]
+ "TARGET_A24"
+ "sub.l\t%2,%0"
+ [(set_attr "flags" "oszc,oszc,oszc,oszc")]
+)
+
+(define_insn "negqi2"
+ [(set (match_operand:QI 0 "mra_operand" "=SdRhl,??Rmm")
+ (neg:QI (match_operand:QI 1 "mra_operand" "0,0")))]
+ ""
+ "neg.b\t%0"
+ [(set_attr "flags" "oszc,oszc")]
+ )
+
+(define_insn "neghi2"
+ [(set (match_operand:HI 0 "mra_operand" "=SdRhi,??Rmm")
+ (neg:HI (match_operand:HI 1 "mra_operand" "0,0")))]
+ ""
+ "neg.w\t%0"
+ [(set_attr "flags" "oszc,oszc")]
+ )
+
+; We can negate an SImode by operating on the subparts. GCC deals
+; with this itself for larger modes, but not SI.
+(define_insn "negsi2"
+ [(set (match_operand:SI 0 "mra_operand" "=SdR03,??Rmm")
+ (neg:SI (match_operand:SI 1 "mra_operand" "0,0")))]
+ ""
+ "not.w %h0 | not.w %H0 | add.w #1,%h0 | adcf.w %H0"
+ [(set_attr "flags" "x")]
+ )
+
+(define_insn "absqi2"
+ [(set (match_operand:QI 0 "mra_operand" "=RhlSd,??Rmm")
+ (abs:QI (match_operand:QI 1 "mra_operand" "0,0")))]
+ ""
+ "abs.b\t%0"
+ [(set_attr "flags" "oszc")]
+ )
+
+(define_insn "abshi2"
+ [(set (match_operand:HI 0 "mra_operand" "=RhiSd,??Rmm")
+ (abs:HI (match_operand:HI 1 "mra_operand" "0,0")))]
+ ""
+ "abs.w\t%0"
+ [(set_attr "flags" "oszc")]
+ )
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-29 05:35:59 +0000