1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
|
;; Scheduling description for Renesas SH4a
;; Copyright (C) 2003, 2004, 2006, 2007 Free Software Foundation, Inc.
;;
;; This file is part of GCC.
;;
;; GNU CC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.
;;
;; GNU CC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
;; GNU General Public License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
;; The following description models the SH4A pipeline
;; using the DFA based scheduler.
(define_automaton "sh4a")
(define_cpu_unit "sh4a_ex" "sh4a")
(define_cpu_unit "sh4a_ls" "sh4a")
(define_cpu_unit "sh4a_fex" "sh4a")
(define_cpu_unit "sh4a_fls" "sh4a")
(define_cpu_unit "sh4a_mult" "sh4a")
(define_cpu_unit "sh4a_fdiv" "sh4a")
;; Decoding is done on the integer pipeline like the
;; sh4. Define issue to be the | of the two pipelines
;; to control how often instructions are issued.
(define_reservation "ID_or" "sh4a_ex|sh4a_ls")
(define_reservation "ID_and" "sh4a_ex+sh4a_ls")
;; =======================================================
;; Locking Descriptions
;; Sh4a_Memory access on the LS pipeline.
(define_cpu_unit "sh4a_memory" "sh4a")
;; Other access on the LS pipeline.
(define_cpu_unit "sh4a_load_store" "sh4a")
;; The address calculator used for branch instructions.
;; This will be reserved after "issue" of branch instructions
;; and this is to make sure that no two branch instructions
;; can be issued in parallel.
(define_reservation "sh4a_addrcalc" "sh4a_ex")
;; =======================================================
;; Reservations
;; Branch (BF,BF/S,BT,BT/S,BRA,BSR)
;; Group: BR
;; Latency when taken: 2
(define_insn_reservation "sh4a_branch" 2
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "cbranch,jump"))
"ID_or+sh4a_addrcalc")
;; Jump (JSR,JMP,RTS)
;; Group: BR
;; Latency: 3
(define_insn_reservation "sh4a_jump" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "return,jump_ind"))
"ID_or+sh4a_addrcalc")
;; RTE
;; Group: CO
;; Latency: 3
(define_insn_reservation "sh4a_rte" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "rte"))
"ID_and*4")
;; EX Group Single
;; Group: EX
;; Latency: 0
(define_insn_reservation "sh4a_ex" 0
(and (eq_attr "cpu" "sh4a")
(eq_attr "insn_class" "ex_group"))
"sh4a_ex")
;; MOVA
;; Group: LS
;; Latency: 1
(define_insn_reservation "sh4a_mova" 1
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "mova"))
"sh4a_ls+sh4a_load_store")
;; MOV
;; Group: MT
;; Latency: 0
;; ??? not sure if movi8 belongs here, but that's where it was
;; effectively before.
(define_insn_reservation "sh4a_mov" 0
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "move,movi8,gp_mac"))
"ID_or")
;; Load
;; Group: LS
;; Latency: 3
(define_insn_reservation "sh4a_load" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "load,pcload,mem_mac"))
"sh4a_ls+sh4a_memory")
(define_insn_reservation "sh4a_load_si" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "load_si,pcload_si"))
"sh4a_ls+sh4a_memory")
;; Store
;; Group: LS
;; Latency: 0
(define_insn_reservation "sh4a_store" 0
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "store,fstore,mac_mem"))
"sh4a_ls+sh4a_memory")
;; CWB TYPE
;; MOVUA
;; Group: LS
;; Latency: 3
(define_insn_reservation "sh4a_movua" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "movua"))
"sh4a_ls+sh4a_memory*2")
;; Fixed point multiplication (single)
;; Group: CO
;; Latency: 2
(define_insn_reservation "sh4a_smult" 2
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "smpy"))
"ID_or+sh4a_mult")
;; Fixed point multiplication (double)
;; Group: CO
;; Latency: 3
(define_insn_reservation "sh4a_dmult" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "dmpy"))
"ID_or+sh4a_mult")
(define_insn_reservation "sh4a_mac_gp" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "mac_gp"))
"ID_and")
;; Other MT group instructions(1 step operations)
;; Group: MT
;; Latency: 1
(define_insn_reservation "sh4a_mt" 1
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "mt_group"))
"ID_or")
;; Floating point reg move
;; Group: LS
;; Latency: 2
(define_insn_reservation "sh4a_freg_mov" 2
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "fmove"))
"sh4a_ls,sh4a_fls")
;; Single precision floating point computation FCMP/EQ,
;; FCMP/GT, FADD, FLOAT, FMAC, FMUL, FSUB, FTRC, FRVHG, FSCHG
;; Group: FE
;; Latency: 3
(define_insn_reservation "sh4a_fp_arith" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "fp,fp_cmp,fpscr_toggle"))
"ID_or,sh4a_fex")
(define_insn_reservation "sh4a_fp_arith_ftrc" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "ftrc_s"))
"ID_or,sh4a_fex")
;; Single-precision FDIV/FSQRT
;; Group: FE
;; Latency: 20
(define_insn_reservation "sh4a_fdiv" 20
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "fdiv"))
"ID_or,sh4a_fex+sh4a_fdiv,sh4a_fex")
;; Double Precision floating point computation
;; (FCNVDS, FCNVSD, FLOAT, FTRC)
;; Group: FE
;; Latency: 3
(define_insn_reservation "sh4a_dp_float" 3
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "dfp_conv"))
"ID_or,sh4a_fex")
;; Double-precision floating-point (FADD,FMUL,FSUB)
;; Group: FE
;; Latency: 5
(define_insn_reservation "sh4a_fp_double_arith" 5
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "dfp_arith,dfp_mul"))
"ID_or,sh4a_fex*3")
;; Double precision FDIV/SQRT
;; Group: FE
;; Latency: 36
(define_insn_reservation "sh4a_dp_div" 36
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "dfdiv"))
"ID_or,sh4a_fex+sh4a_fdiv,sh4a_fex*2")
;; FSRRA
;; Group: FE
;; Latency: 5
(define_insn_reservation "sh4a_fsrra" 5
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "fsrra"))
"ID_or,sh4a_fex")
;; FSCA
;; Group: FE
;; Latency: 7
(define_insn_reservation "sh4a_fsca" 7
(and (eq_attr "cpu" "sh4a")
(eq_attr "type" "fsca"))
"ID_or,sh4a_fex*3")
|
