1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
/* PR target/40838 */ /* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */ /* { dg-options "-w -mstackrealign -O2 -msse2 -mpreferred-stack-boundary=4" } */ typedef int v4si __attribute__ ((vector_size (16))); struct x { v4si v; v4si w; }; void y(void *); v4si x(void) { struct x x; y(&x); } /* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */