summaryrefslogtreecommitdiff
path: root/libjava/sysdep/alpha/locks.h
blob: a6b4394080bf3799a7d9fa75341f9feeb49f9256 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
// locks.h - Thread synchronization primitives. Alpha implementation.

/* Copyright (C) 2002  Free Software Foundation

   This file is part of libgcj.

This software is copyrighted work licensed under the terms of the
Libgcj License.  Please consult the file "LIBGCJ_LICENSE" for
details.  */

#ifndef __SYSDEP_LOCKS_H__
#define __SYSDEP_LOCKS_H__

typedef size_t obj_addr_t;	/* Integer type big enough for object	*/
				/* address.				*/

inline static bool
compare_and_swap(volatile obj_addr_t *addr,
		  			      obj_addr_t old,
					      obj_addr_t new_val) 
{
  unsigned long oldval;
  char result;
  __asm__ __volatile__(
      "1:ldq_l %0, %1\n\t" \
      "cmpeq %0, %5, %2\n\t" \
      "beq %2, 2f\n\t" \
      "mov %3, %0\n\t" \
      "stq_c %0, %1\n\t" \
      "bne %0, 2f\n\t" \
      "br 1b\n\t" \
      "2:mb"
	      : "=&r"(oldval), "=m"(*addr), "=&r"(result)
	      : "r" (new_val), "m"(*addr), "r"(old) : "memory");
  return (bool) result;
}

inline static void
release_set(volatile obj_addr_t *addr, obj_addr_t new_val)
{
  __asm__ __volatile__("mb" : : : "memory");
  *(addr) = new_val;
}

inline static bool
compare_and_swap_release(volatile obj_addr_t *addr,
		  				     obj_addr_t old,
						     obj_addr_t new_val)
{
  return compare_and_swap(addr, old, new_val);
}

// Ensure that subsequent instructions do not execute on stale
// data that was loaded from memory before the barrier.
inline static void
read_barrier()
{
  __asm__ __volatile__("mb" : : : "memory");
}

// Ensure that prior stores to memory are completed with respect to other
// processors.
inline static void
write_barrier()
{
  __asm__ __volatile__("wmb" : : : "memory");
}

#endif