blob: 1a861b2e3dda4c2dd15a85c18ec304901ac45b34 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
// locks.h - Thread synchronization primitives. IA64 implementation.
/* Copyright (C) 2002 Free Software Foundation
This file is part of libgcj.
This software is copyrighted work licensed under the terms of the
Libgcj License. Please consult the file "LIBGCJ_LICENSE" for
details. */
#ifndef __SYSDEP_LOCKS_H__
#define __SYSDEP_LOCKS_H__
#include <ia64intrin.h>
typedef size_t obj_addr_t; /* Integer type big enough for object */
/* address. */
inline static bool
compare_and_swap(volatile obj_addr_t *addr,
obj_addr_t old,
obj_addr_t new_val)
{
return __sync_bool_compare_and_swap (addr, old, new_val);
}
// The fact that *addr is volatile should cause the compiler to
// automatically generate an st8.rel.
inline static void
release_set(volatile obj_addr_t *addr, obj_addr_t new_val)
{
__asm__ __volatile__("" : : : "memory");
*(addr) = new_val;
}
inline static bool
compare_and_swap_release(volatile obj_addr_t *addr,
obj_addr_t old,
obj_addr_t new_val)
{
register unsigned long ar_ccv __asm__("ar.ccv") = old;
unsigned long out;
__asm__ __volatile__("cmpxchg8.rel %0=%1,%2,%4"
: "=r"(out), "=m"(*addr)
: "r"(new_val), "m"(*addr), "d"(ar_ccv) : "memory");
return (out == old);
}
inline static void
read_barrier()
{
__sync_synchronize ();
}
inline static void
write_barrier()
{
__sync_synchronize ();
}
#endif
|
