1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
|
/***************************************************************/
/* mgdb: midipix-specific bits for gdb */
/* Copyright (C) 2019 Z. Gilboa */
/* Released under GPLv2 and GPLv3; see COPYING.MGDB. */
/***************************************************************/
#include "defs.h"
#include "osabi.h"
#include "regcache.h"
#include "amd64-tdep.h"
#include <signal.h>
#include <sys/debug.h>
struct regcache;
static unsigned regoffs[AMD64_NUM_REGS];
static void amd64_winnt_supply_reg(
struct regcache * rcache,
int regnum, uintptr_t regval)
{
regcache_raw_supply(rcache,regnum,®val);
}
static void amd64_winnt_supply_pc_regs(
struct regcache * rcache,
mcontext_t * regctx)
{
amd64_winnt_supply_reg(rcache,AMD64_RIP_REGNUM,regctx->uc_rip);
}
static void amd64_winnt_supply_core_regs(
struct regcache * rcache,
mcontext_t * regctx)
{
amd64_winnt_supply_reg(rcache,AMD64_RAX_REGNUM,regctx->uc_rax);
amd64_winnt_supply_reg(rcache,AMD64_RBX_REGNUM,regctx->uc_rbx);
amd64_winnt_supply_reg(rcache,AMD64_RCX_REGNUM,regctx->uc_rcx);
amd64_winnt_supply_reg(rcache,AMD64_RDX_REGNUM,regctx->uc_rdx);
amd64_winnt_supply_reg(rcache,AMD64_RSI_REGNUM,regctx->uc_rsi);
amd64_winnt_supply_reg(rcache,AMD64_RDI_REGNUM,regctx->uc_rdi);
amd64_winnt_supply_reg(rcache,AMD64_RBP_REGNUM,regctx->uc_rbp);
amd64_winnt_supply_reg(rcache,AMD64_RSP_REGNUM,regctx->uc_rsp);
amd64_winnt_supply_reg(rcache,AMD64_R8_REGNUM, regctx->uc_r8);
amd64_winnt_supply_reg(rcache,AMD64_R9_REGNUM, regctx->uc_r9);
amd64_winnt_supply_reg(rcache,AMD64_R10_REGNUM,regctx->uc_r10);
amd64_winnt_supply_reg(rcache,AMD64_R11_REGNUM,regctx->uc_r11);
amd64_winnt_supply_reg(rcache,AMD64_R12_REGNUM,regctx->uc_r12);
amd64_winnt_supply_reg(rcache,AMD64_R13_REGNUM,regctx->uc_r13);
amd64_winnt_supply_reg(rcache,AMD64_R14_REGNUM,regctx->uc_r14);
amd64_winnt_supply_reg(rcache,AMD64_R15_REGNUM,regctx->uc_r15);
amd64_winnt_supply_reg(rcache,AMD64_CS_REGNUM,regctx->uc_seg_cs);
amd64_winnt_supply_reg(rcache,AMD64_SS_REGNUM,regctx->uc_seg_ss);
amd64_winnt_supply_reg(rcache,AMD64_DS_REGNUM,regctx->uc_seg_ds);
amd64_winnt_supply_reg(rcache,AMD64_ES_REGNUM,regctx->uc_seg_es);
amd64_winnt_supply_reg(rcache,AMD64_FS_REGNUM,regctx->uc_seg_fs);
amd64_winnt_supply_reg(rcache,AMD64_GS_REGNUM,regctx->uc_seg_gs);
amd64_winnt_supply_reg(rcache,AMD64_EFLAGS_REGNUM,regctx->uc_eflags);
}
int amd64_winnt_fetch_registers(
int pfd, struct regcache * rcache,
int regnum, pid_t tid)
{
int ret;
mcontext_t regctx;
if ((ret = __dbg_regs_fetch(pfd,tid,®ctx)) < 0)
return ret;
if (regnum == AMD64_RIP_REGNUM) {
amd64_winnt_supply_pc_regs(rcache,®ctx);
} else {
amd64_winnt_supply_core_regs(rcache,®ctx);
}
return 0;
}
#define AMD64_WINNT_INIT_REG_OFFSET(regnum,regmem) \
regoffs[regnum] = offsetof(mcontext_t,regmem)
#define AMD64_WINNT_INIT_MX_REG_OFFSET(regidx,regmem) \
regoffs[regidx] = offsetof(mcontext_t,\
uc_flt.uc_flt_save.regmem)
#define AMD64_WINNT_INIT_XSAVE_REG_OFFSET(ctrlidx,regmem) \
regoffs[AMD64_FCTRL_REGNUM+ctrlidx] = offsetof(mcontext_t,\
uc_flt.uc_flt_save.regmem)
#define AMD64_WINNT_INIT_ST_REG_OFFSET(regnum,stidx) \
regoffs[AMD64_ST0_REGNUM+stidx] = offsetof(mcontext_t, \
uc_flt.uc_flt_save.uc_float_registers[stidx])
#define AMD64_WINNT_INIT_XMM_REG_OFFSET(regnum,stidx) \
regoffs[AMD64_XMM0_REGNUM+stidx] = offsetof(mcontext_t, \
uc_flt.uc_flt_save.uc_float_registers[stidx])
void amd64_winnt_init_reg_offsets(void)
{
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RAX_REGNUM,uc_rax);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RBX_REGNUM,uc_rbx);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RCX_REGNUM,uc_rcx);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RDX_REGNUM,uc_rdx);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RSI_REGNUM,uc_rsi);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RDI_REGNUM,uc_rdi);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RBP_REGNUM,uc_rbp);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_RSP_REGNUM,uc_rsp);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R8_REGNUM, uc_r8);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R9_REGNUM, uc_r9);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R10_REGNUM,uc_r10);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R11_REGNUM,uc_r11);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R12_REGNUM,uc_r12);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R13_REGNUM,uc_r13);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R14_REGNUM,uc_r14);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_R15_REGNUM,uc_r15);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_CS_REGNUM,uc_seg_cs);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_SS_REGNUM,uc_seg_ss);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_DS_REGNUM,uc_seg_ds);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_ES_REGNUM,uc_seg_es);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_FS_REGNUM,uc_seg_fs);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_GS_REGNUM,uc_seg_gs);
AMD64_WINNT_INIT_REG_OFFSET(AMD64_EFLAGS_REGNUM,uc_eflags);
AMD64_WINNT_INIT_MX_REG_OFFSET(AMD64_MXCSR_REGNUM,uc_mx_csr);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_control_word);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_status_word);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_tag_word);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_error_selector);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_error_offset);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_data_selector);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_data_offset);
AMD64_WINNT_INIT_XSAVE_REG_OFFSET(0,uc_error_opcode);
AMD64_WINNT_INIT_ST_REG_OFFSET(0,0);
AMD64_WINNT_INIT_ST_REG_OFFSET(1,1);
AMD64_WINNT_INIT_ST_REG_OFFSET(2,2);
AMD64_WINNT_INIT_ST_REG_OFFSET(3,3);
AMD64_WINNT_INIT_ST_REG_OFFSET(4,4);
AMD64_WINNT_INIT_ST_REG_OFFSET(5,5);
AMD64_WINNT_INIT_ST_REG_OFFSET(6,6);
AMD64_WINNT_INIT_ST_REG_OFFSET(7,7);
}
|
